ResearchBib Share Your Research, Maximize Your Social Impacts
Sign for Notice Everyday Sign up >> Login

N-BIT CMOS Comparator with Zero Crossing Detector Using Parallel Prefix Tree

Journal: International Journal of Engineering Sciences & Research Technology (IJESRT) (Vol.3, No. 6)

Publication Date:

Authors : ; ;

Page : 858-863

Keywords : High-speed Arithmetic unit; Wide bit Comparator Architecture; Parallel prefixes tree structure; Zero Crossing detector;

Source : Downloadexternal Find it from : Google Scholarexternal


This paper provides an experience of new comparator model gives large range, with faster operation by converting n-bit CMOS cells. This comparator make use of novel scalable parallel prefix constructs strategic advantage by comparing Most Significant Bit (MSB) outcomes which is scheduled bit wise towards the Least Significant Bit (LSB). By comparing as the bits are equal and high speed zero detector circuit is used for decision power effectiveness is maintained over a wide range. More than this, the design uses a standard reconfigurable VLSI

Last modified: 2014-07-04 23:11:12