ResearchBib Share Your Research, Maximize Your Social Impacts
Sign for Notice Everyday Sign up >> Login

CNTFET Based Ternary Multiplier Circuit

Journal: International Journal of Science and Research (IJSR) (Vol.10, No. 2)

Publication Date:

Authors : ;

Page : 543-547

Keywords : Binary Multiplexer; Ternary Multiplexer; CMOS;

Source : Downloadexternal Find it from : Google Scholarexternal


This paper presents the design of 2-bit ternary multiplier circuit using CNTFET. Ternary logic is a multi-valued logic (MVL) which is a better substitute for traditional binary logic (Two level Logic) as MVL reduces the chip complexity by reducing the number if interconnections and this in turn reduces the chip area required to implement the circuitry. Power consumption and power delay product is also reduced with the use of MVL. CNTFET’s are used to design the ternary logic circuits. CNTFET’s threshold voltages can be varied by varying the diameters of nanotubes. In this paper 2-bit ternary multiplier circuit using CNTFET is designed using 32nm technology.

Last modified: 2021-06-26 18:30:12