Implementing of 16-Bit Pyramidal Adder for Arithmetic Applications

Adders plays vital role in DSPprocessing applications and FPGA based VLSI environment where power, delay, speed �and area are important parameters, so we need to reduce all parameter values as possible as possible. In all arithmeticoperations power, delay, speed and area all are important and depend on multiplier which in turn depends on adders. So if we modify the adders namely half adder and full adder we can reduce parameter values. By implementing nomal half adder and full adder we can reduce the delay.