Low Power 8 bit Analog to Digital Converter (ADC) in 180 nm CMOS TechnologyJournal: International Journal of Science and Research (IJSR) (Vol.2, No. 7)
Publication Date: 2013-07-05
Authors : Harshit Dosi; Rekha Agrawal;
Page : 417-418
Keywords : Cadence; �CMOS; DAC; Sampling rate; VLSI;
Analog to Digital Converter (ADC) is developed for operating at ultra low supply votages. Circuit is realized in 180 nm CMOS technology. The pre-simulation of ADC has been achieved on Caadence Virtuoso. The purpose of this work to develope a biomedical application. The research is focused on the design of ADC with sampling rate 100KS/s. It has very low cost and high speed technology with relative medium resolution and accuracy. This implies it posseses a good trade off between speed and cost. R2R DAC is used with a different approch in which matching of resistors is more easier than a conventional ADC.
Other Latest Articles
Last modified: 2021-06-30 20:19:44