Review on Floating Point Adder and Converter Units Using VHDLJournal: International Journal of Science and Research (IJSR) (Vol.4, No. 3)
Publication Date: 2015-03-05
Authors : Abhishek Kumar; Mayur S. Dhait;
Page : 1847-1851
Keywords : Floating point arithmetic; single precision; IEEE 754 format; VHDL; Xilinx;
Floating Point arithmetic is the most used way of approximating real number arithmetic for performing numerical calculations on modern computers. The advantage of floating-point representation is that it can support a much wider range of values rather than fixed point and integer representation. Addition/Subtraction, Multiplication and division are the common arithmetic operations in these computations. Among them floating point Addition is the most complex one. Adder is the core element of complex arithmetic circuits, in which input should be given in standard IEEE754 format. The main objective of the work is to design and implement a binary to IEEE 754 floating point converter for representing 32 bit single precision floating point values. Then the converter will be placed at the input side of the designed floating point adder module to improve the overall design. The modules are written using very high speed integrated circuit (VHSIC) Hardware Description Language (VHDL), and are then synthesized for Xilinx vertex E FPGA using Xilinx Integrated Software Environment (ISE) design suite 10.1.
Other Latest Articles
Last modified: 2021-06-30 21:34:49