ResearchBib Share Your Research, Maximize Your Social Impacts
Sign for Notice Everyday Sign up >> Login

Hardware-Optimized Lattice Reduction Algorithm for WiMax/LTE MIMO Detection using VLSI?

Journal: International Journal of Computer Science and Mobile Computing - IJCSMC (Vol.2, No. 4)

Publication Date:

Authors : ;

Page : 146-154

Keywords : WiMax; MIMO; Lattice; LTE;

Source : Downloadexternal Find it from : Google Scholarexternal


This paper presents the first ASIC implementation of an LR algorithm which achieves ML diversity. The VLSI implementation is based on a novel hardware-optimized LLL algorithm that has 70% lower complexity than the traditional complex LLL algorithm. This reduction is achieved by replacing all the computationally intensive CLLL operations (multiplication, division and square root) with low-complexity additions and comparisons. The VLSI implementation uses a pipelined architecture that produces an LR-reduced matrix every 40 cycles, which is a 60% reduction compared to current implementations. The proposed design was synthesized in both 130μm and 65nm CMOS resulting in clock speeds of 332MHz and 833MHz, respectively. The 65nm result is a 4X improvement over the fastest LR implementation to date. The proposed LR implementation is able to sustain a throughput of 2Gbps, thus achieving the high data rates required by future standards such as IEEE 802.16m (WiMAX) and LTE-Advanced.

Last modified: 2013-05-02 15:13:42