ResearchBib Share Your Research, Maximize Your Social Impacts
Sign for Notice Everyday Sign up >> Login

Design and Analysis of Full Adder Using Adiabatic Logic

Journal: International Journal of Science and Research (IJSR) (Vol.5, No. 6)

Publication Date:

Authors : ; ;

Page : 1270-1274

Keywords : adiabatic switching; energy dissipation; power clock; 2PASCL; ECRL;

Source : Downloadexternal Find it from : Google Scholarexternal

Abstract

Power dissipation is an increasing concern in VLSI circuits. New logic circuits have been developed to meet these power requirements. Power dissipation can be minimized by using various adiabatic logic circuits. In this paper an Adder circuit has been proposed based on 2PASCL and ECRL logic and then compared with Positive Feedback Adiabatic Logic (PFAL), Two-Phase Adiabatic Static Clocked Logic (2PASCL) respectively. Comparison shows significant power saving.

Last modified: 2021-07-01 14:39:08