ResearchBib Share Your Research, Maximize Your Social Impacts
Sign for Notice Everyday Sign up >> Login

Analyzing Performance of VHDL-AMS for Switch Level Modeling and Simulation

Journal: International Journal of Scientific Engineering and Technology (IJSET) (Vol.2, No. 5)

Publication Date:

Authors : ;

Page : 438-442

Keywords : VHDL-AMS; modeling; MOSFET; simulation;

Source : Downloadexternal Find it from : Google Scholarexternal


VHDL-AMS (IEEE 1076.1-1999), an extension to the VHDL, is considered to be a unified language for digital analog, mixed-signal modeling [1],[2]. Although traditionally AMS language is commonly used for behavioral modeling, in this paper special emphasis is given to modeling of mosfet based devices at switch level. We have analyzed VHDL-AMS for switch level modeling on basis of accuracy and response time. It is demonstrated by comparing parameters of CMOS inverter, universal gates and full adder. For all circuits implemented at switch level mosfet used is level-3 MOS Empirical model validated in SystemVision 5.9 from Mentor Graphics

Last modified: 2013-05-24 22:23:48