ResearchBib Share Your Research, Maximize Your Social Impacts
Sign for Notice Everyday Sign up >> Login

Comparison of adiabatic and Conventional CMOS

Journal: International Journal of Computer Techniques (Vol.1, No. 2)

Publication Date:

Authors : ; ;

Page : 14-18

Keywords : Adiabatic; VLSI; T-SPICE; Inverter and NAND using CMOS; ECRL and PFAL.;

Source : Downloadexternal Find it from : Google Scholarexternal


The Power dissipation in conventional CMOS circuits can be minimized through adiabatic technique. By adiabatic technique dissipation in PMOS network can be minimized and some of energy stored at load capacitance can be recycled instead of dissipated as heat. But the adiabatic technique is highly dependent on parameter variation.With the help of TANNER simulations, the energy consumption is analyzed by variation of parameter. In analysis, two logic families, ECRL (Efficient Charge Recovery Logic) and PFAL (Positive Feedback Adiabatic Logic) are compared with conventional CMOS logic for inverter. It is finding that adiabatic technique is good choice for low power application in specified frequency range.

Last modified: 2015-07-09 17:07:23