ResearchBib Share Your Research, Maximize Your Social Impacts
Sign for Notice Everyday Sign up >> Login

INTERFACING OF SYSTEMVERILOG AND SYSTEMC USING TRANSACTION LEVEL MODELING

Journal: INTERNATIONAL JOURNAL OF COMPUTERS & DISTRIBUTED SYSTEMS (Vol.4, No. 2)

Publication Date:

Authors : ; ; ; ; ;

Page : 51-63

Keywords : SystemVerilog; SystemC; TLM; Interface; VLSI; Verification.;

Source : Download Find it from : Google Scholarexternal

Abstract

SystemVerilog and SystemC are extensively used for design and Verification in VLSI industry. This paper propose a method to combine SystemVerilog and SystemC code in a single hardware/software simulation which allows design teams to leverage abstract representations of system function as it increases system simulations speed. ?This paper also purposes a method of developing generalized Noise Channel Model to mimic the real timing scenarios in communication protocols and provide physical medium timing information to higher layers using SystemC.

Last modified: 2016-07-02 19:25:47