ResearchBib Share Your Research, Maximize Your Social Impacts
Sign for Notice Everyday Sign up >> Login

Area Efficient Pulsed Clocks & Pulsed Latches on Shift Register Tanner

Journal: International Journal for Modern Trends in Science and Technology (IJMTST) (Vol.2, No. 8)

Publication Date:

Authors : ; ;

Page : 63-67

Keywords : IJMTST; ISSN:2455-3778;

Source : Downloadexternal Find it from : Google Scholarexternal


This paper introduced a design and implementation of shift register using pulsed latches and flip-flops. As flip-flop based shift registers requires a clock signal to operate. Multistage flip-flop processes with high clock switching activity and then increases time latency. Flip-flops also engages fifty percent power out of total circuit power in clocking. To reduce such power consumptions and to achieve area optimization flip-flops are replaced by pulsed latches. The design is implemented with 250nm technology in Tanner EDA Tool. With Vdd=1.8V, Freq=100MHz. Average power of total circuit is 0.465uW and delay of 0.312 us.

Last modified: 2016-09-02 15:26:14