Low Power Circuit Design Using Positive Feedback Adiabatic Logic
Journal: International Journal of Science and Research (IJSR) (Vol.3, No. 6)Publication Date: 2014-06-15
Authors : Arjun Mishra; Neha Singh;
Page : 43-45
Keywords : Adiabatic; CMOS; PFAL; ECRL; N-MOS; P-MOS;
Abstract
This paper presents an adiabatic logic family called positive feedback adiabatic logic circuits (PFAL).There is power reduction due to energy recovery in the recovery phase of the clock supply. The power dissipation comparison with the static CMOS logic is performed.The simulation is performed on cadence virtusuo using 180nm CMOS technology.The result shows that power reduction of 50% to 70% can be achieved over static CMOS within a practical operating frequency range.
Other Latest Articles
- Assessment of Cr+6 Accumulation and Phytoremediation Potential of Three Aquatic Macrophytes of Meghalaya, India
- Planktonic Foraminifera from Vridhachalam area, Cauvery Basin, South India, Tamil Nadu
- Planktic Foraminifera from the Niniyur Formation, Cauvery Basin, Southern India
- Study of Basic Soil Properties in Relation with Micronutrients of Mandvi Tahsil near Coastal Region of Kutch District
- Micro Motor Enhanced PRML
Last modified: 2014-06-20 15:58:39