Area Efficient Full Subtractor Based on Static 125nm CMOS Technology
Journal: International Journal of Trend in Scientific Research and Development (Vol.2, No. 6)Publication Date: 19/11/2018
Authors : G. Hemanth Kumar K. Gopi P. Gowtham G. Naveen Balaji;
Page : 1371-1374
Keywords : Electronics & Communication Engineering; Full Subtractor; cmos; static CMOS; 125nm; tanner; multisim; Xilinx; half subtractor;
Abstract
A combinational logic circuit is said to be independent of time since it gives the results based on present input not past input. This research is concerned about the comparison between currently existing full subtractor IC and the subtractor which is built efficiently in the 125nm and observing the distortion and changes caused in the result of both full subtractor. The behaviour of the efficient full subtractor is designed using tanner eda tools which was useful and the currently existing full subtractor is designed using xilnx software and lastly the layout for this research is designed with the help of multisim. With help of this research many newly created circuits can designed much more smaller. G. Hemanth Kumar | K. Gopi | P. Gowtham | G. Naveen Balaji "Area Efficient Full Subtractor Based on Static 125nm CMOS Technology" Published in International Journal of Trend in Scientific Research and Development (ijtsrd), ISSN: 2456-6470, Volume-2 | Issue-6 , October 2018, URL: http://www.ijtsrd.com/papers/ijtsrd18860.pdf
Other Latest Articles
- Internet of Things Technologies for Smart Towns A Remote System for Making Town Smart
- Students Access to Quality Science Teachers in Secondary Schools in the South West Region of Cameroon An Appraisal from the Perspective of Students Academic Achievement
- Enhanceing the Properties of Soil by using Synthetic Polypropylene
- Determinants of Brand Equity in two Wheeler Industry A Study with Special Reference to Hero Motocorp in Mysuru Market
- Green Synthesis of Silver Nano Particles as Novel Antifungal Agents
Last modified: 2018-11-19 20:49:04