Power Optimization in Domino Circuits using Stacked Transistors
Journal: International Journal of Engineering Sciences & Research Technology (IJESRT) (Vol.3, No. 2)Publication Date: 2014-02-28
Authors : P.Karthikeyanz; N.Saravanan;
Page : 842-846
Keywords : Domino Circuits.;
Abstract
In this work low leakage and high noise immunity domino circuit is analysed. Usually power and noise immunity are optimized at the expense of reduced speed. The domino circuit described has negligible speed degradation. The circuit improves the noise immunity by comparing the pull up network current with the worst case leakage current. The logic implementation network is separated from the keeper transistor by current comparison stage in which the current of the pull up network is compared against the worst case leakage current. The contention between the keeper transistor and pull down network is greatly reduced by this method. The dynamic node is isolated from logic implementation network and hence the parasitic capacitance on the dynamic node is greatly reduced. Since capacitance is reduced the loss in speed due to additional transistors is compensated. Because of reduced parasitic capacitance small keepers are enough to design faster circuits. A footer transistor is employed in diode configuration which further reduces leakage current.
Other Latest Articles
- Power Efficient Design of BILBO using Various Sequential Elements for Low power VLSI Applications (Basic 5T-transistor and 5T- with MTCMOS)
- Novel Fast Haar Wavelet Transform for Brain Image Compression Using Spiht Algorithm
- A Review on wavelet transform as a substitute to cyclic prefix removal in FFT in OFDM
- How the Business Professional can utilise the Latest Technologies to Learn another Language
- Comparative Studies of NiMgCuZn composite ferrites with Equimolar (NiCuZn+MgCuZn) Nanocomposite ferrite useful for Microinductors Applications
Last modified: 2014-08-15 14:51:56