Statistical Optimization of Synthetic Soda Ash for Water Softening
Journal: International Journal of Trend in Scientific Research and Development (Vol.3, No. 5)Publication Date: 2019-15-8
Authors : Su Mon Tun May Myat Khine Khin Thidar Cho;
Page : 1805-1812
Keywords : Chemical Engineering; Soda Ash; Optimization; Solvay; Water Softening; Total Hardness;
Abstract
Synthesized soda ash was prepared by Solvay process with different molar ratio for application of water softening process. In urban utilization, water supply is very important for safe condition. In this research, Box Behnken experimental design was employed for optimization of soda ash. The maximum yield percent of 19.882 of soda ash was obtained by the reaction salt to ammonium hydroxide to carbon dioxide 1 3 6.8 during the reaction time 90 min. The synthesized soda ash was analyzed by X ray diffraction XRD , Scanning Electron Microscope SEM , Energy Dispersive X ray Fluorescence EDXRF and Fourier Transform Infrared Spectroscopy FTIR . Soda ash obtained from optimum condition was applied in water softening of tap water. According to the experimental results of water softening process, the maximum removal of hardness of water was observed at 3 ml of 10 lime solution with 20 ml of 5 of soda ash solution for 1000 ml of water. After treated the lime soda process, the total hardness of water was reduced to initial condition of 255 ppm to 24 ppm. Su Mon Tun | May Myat Khine | Khin Thidar Cho "Statistical Optimization of Synthetic Soda Ash for Water Softening" Published in International Journal of Trend in Scientific Research and Development (ijtsrd), ISSN: 2456-6470, Volume-3 | Issue-5 , August 2019, URL: https://www.ijtsrd.com/papers/ijtsrd27841.pdfPaper URL: https://www.ijtsrd.com/engineering/chemical-engineering/27841/statistical-optimization-of-synthetic-soda-ash-for-water-softening/su-mon-tun
Other Latest Articles
- Long Term Measurements of Radon Concentrations in Some Cheroot Samples
- Simplified Method for Substation Grounding System Design
- Viterbi Decoder Plain Sailing Design for TCM Decoders
- Implementation of 32 Bit RISC Processor using Reversible Gates
- Comparative Analysis of Efficient Designs of D Latch using 32nm CMOS Technology
Last modified: 2019-09-09 22:17:17