HIGH SPEED CLOCK SYNTHESIS WITH LOW POWER CURRENT MODE DOUBLE EDGE TRIGGERED FLIPFLOP

Most of the present day systems are fully based on clocks. In a high performance Very Large Scale Integrated Circuit (VLSI) design the Clock Distribution Network (CDN) consumes a significant amount of power. New circuit approaches Current Mode (CM) logic which saves significant amount power and has less complexity compared to Voltage Mode (VM) circuit. This CM scheme uses a low power Single Edge Triggered Flip-Flop (SETFF) combined with current pulse generator that is called CMSETFF provide one-to-many signaling which is very useful for CDN. Hence this CM CDN can reduce significant amount of power when compared to VM CDN. To improve the overall Speed of CDN from existing method of CMSETFF, the proposed method uses CMDETFF. Hence the delay of proposed CMDETFF is 50% very low when compared to CMSETFF so that the speed of CDN has been increased with low power.