An Efficient Buffer less Rank Based Fault Tolerance Network on Chip System
Journal: International Journal of Science and Research (IJSR) (Vol.4, No. 3)Publication Date: 2015-03-05
Authors : Subodh Kakran;
Page : 190-192
Keywords : NoC; FTDR; Rank Based Algorithm; FTDR-H; Fault Tolerance NoC;
Abstract
Network-on-chip (NoC) designs are based on a compromise among the most important elements viz. power dissipation, latency and the balance is usually defined at design time. In the research work we have used Efficient Rank Based fault-tolerant deflection routing (FTDR) algorithm to tolerate faults. The research is intended to reduce the router area by avoiding the table based routing path computation. The Efficient Rank Based algorithm has been proposed in the research to reduce the area and the power consumption of the overall Network on Chip. For Rank-Based fault tolerant deflection routing we provide a particular rank to our routers according to our NoC routing path (s). It does not require routing table to update completed path and switching path.
Other Latest Articles
- Biosynthesis of Different Sizes of Silver Nanoparticles by Bacteria Screened from Cultivated Soil
- Pediatric Dermatoses Encountered in the Outpatient Clinic Department of Tertiary Care Center
- Career Stage Effect on Organizational Commitment
- Sparse Fourier Transform for Performance Enhancement on the Basis of MSE and PC
- ?The Nastiest Form of Child Workers in the Brick Fields ? the Mistreatment to Society and Nation?: A Case Study on Khejuri CD Blocks of Purba Medinipur District in West Bengal
Last modified: 2021-06-30 21:34:49