Implementation, Simulation and Synthesis of RSA Cryptosystem
Journal: International Journal of Science and Research (IJSR) (Vol.4, No. 4)Publication Date: 2015-04-05
Authors : Rafeek Alas; Kiran Bailey;
Page : 1350-1355
Keywords : Cadence RC; FPGA; ModelSim-Altera; Private Key; Public Key; RSA; Synthesize;
Abstract
In this paper, we present a methodology to develop 64-bit RSA encryption engine on FPGA that can be used as a standard device in the secured communication system. The RSA algorithm has three parts i. e. key generation, encryption and decryption. The algorithm also requires random prime numbers for processing and generation of public and private key. We use right-to-left-binary method for the exponent calculation. This reduces the number of cycles enhancing the performance of the system and reducing the area usage of the FPGA. These blocks are coded in Verilog and are synthesized using Cadence RC Compiler tool and simulated in ModelSim-Altera Student Edition.
Other Latest Articles
- Effectiveness of Music on Behavioural and Physiological Responses of Preterm Neonates in the Selected Neonatal Intensive Care Units of Mangalore
- A Review on Intelligent Automatic Meter Reading and E-Billing System using Power Line Communication
- A Review of Phase Lock Loop Techniques used in Communication Engineering
- Influence of Head Teachers' Supervision of Teacher Curriculum Development on Provision of Quality Education in Secondary Schools in Kenya
- Comparative Analysis of HBase Data Storage Model and RDBMS for Location based Application
Last modified: 2021-06-30 21:44:39