Review on Different Types of Power Efficient Adiabatic Logics
Journal: International Journal of Science and Research (IJSR) (Vol.4, No. 5)Publication Date: 2015-05-05
Authors : Vijendra Pratap Singh; S.R.P Sinha;
Page : 1214-1218
Keywords : Static CMOS; Adiabatic logic; Low power; Energy dissipation; PFAL; Energy recovery;
Abstract
This paper shows a new adiabatic approach known as Positive Feedback Adiabatic Logic. Adiabatic circuits and static CMOS logic are used in low power VLSI chips to achieve improved device performance. Power reduction is achieved by recovering the energy in the recovery phase of the power clock. The power saving in the adiabatic logic over static CMOS logic can reach more than 90 %. The main goal of this paper is to provide low power solutions to VLSI designers. The dynamic power requirement of CMOS circuits is a major concern in the design of personal information systems and large computers. The clocking schemes and signal waveforms are different from those of standard CMOS circuits. Adiabatic logic provides a way to reuse the energy stored in load capacitors rather than the conventional way of discharging the load capacitors to the ground and wasting this energy.
Other Latest Articles
- FNAC Diagnosis of Lymph Nodes: An Institutional Experience
- A Novel Low power and Area Efficient Carry-Lookahead Adder Using MOD-GDI Technique
- Effect of Reactive Magnesia on the Properties of Alkali Activated Slag Cement Pastes
- Lightweight Key Distribution for Secure Routing and Secure Information Propagation
- Need for Agribusiness Management Education in the Current Global Business Era
Last modified: 2021-06-30 21:46:31