A Review: Design and Simulation of Binary Floating Point Multiplier Using VHDL
Journal: International Journal of Science and Research (IJSR) (Vol.4, No. 6)Publication Date: 2015-06-05
Authors : Ujjwala V. Chaudhari; Prof A. P. Dhande;
Page : 169-171
Keywords : floating point; ModelSim; Xilinx ISE; Binary interchange format; Decimal interchange format;
Abstract
Most of the DSP applications need floating point numbers multiplication. The possible ways to represent real numbers in binary format floating point numbers are, the IEEE 754 standard represents two floating point formats, Binary interchange format and Decimal interchange format. To improve speed multiplication of mantissa is done using specific multiplier replacing Carry Save Multiplier. To give more precision, rounding is not implemented for mantissa multiplication. The binary floating point multiplier is plane to do implemented using VHDL and it is simulated and synthesized by using ModelSim and Xilinx ISE software respectively. The result so got will be compare with the previous work done. Floating point multiplication is important in many commercial applications including financial analysis, banking, tax calculation, currency conversion, insurance, and accounting.
Other Latest Articles
- Significance of Telecommunication and Skilful Management in Human Development at the Global Scenario
- Improved Methodology for Harmonics Reduction using Shunt Active Power Filter Based on p-q Theory
- Study of Process Parameters Affecting the Diameter and Morphology of Electrospun Polyvinylidene Fluoride (PVDF) Nanofibers
- Immobilization of Little Millet (Panicum sumatrense) ?-amylase
- Design of Low Power Encoder through Domino Logic for 4 Bit Flash Analog to Digital Converter in 90nm Technology using Cadence Tool
Last modified: 2021-06-30 21:49:27