Reduction of Static Power Dissipation in CMOS Inverter using Extra Nodes and Substrate Current
Journal: International Journal of Science and Research (IJSR) (Vol.4, No. 8)Publication Date: 2015-08-05
Authors : Harigovind; Sarath Mohan KP; Mariya Stephen;
Page : 1627-1631
Keywords : Extra nodes; static power dissipation PS; substrate current Isub; voltage transfer characteristic VTC;
Abstract
High performance VLSI circuit design can be done by miniaturization of device channel length to sub-100nm dimension. But it may result in significantly higher leakage current. The increase in leakage current leads to significant increase in its power dissipation. For the past few years, various methods and device structures are proposed to solve this issue. In this work, we have tried to reduce the static power dissipation by either raising source or falling drain voltage since both lead to a reduction in VDS. CMOS inverter while designed with our proposed technique shows voltage transfer characteristics comparable to the conventional CMOS inverter and results in large reduction in substrate current and thereby reducing static power dissipation.
Other Latest Articles
- Prevalence of Ocular Morbidity Among School Children (6-15 Years) in Kurnool District, Andhra Pradesh
- Assessment of Serum Luteinizing hormone and Insulin Level of Polycystic Ovary Syndrome Women
- Minimum Energy Channel Codes For Nanoscale Wireless Communication With Node Density Limits
- Vibration Analysis of Turbo Generator in Kota Super Thermal Power Station
- Artificial Intelligence (Biologically Inspired Intelligent Robots using Artificial Intelligence)
Last modified: 2021-06-30 21:52:09