Hdl Implementation of Amba-Ahb Compatible Memory Controller
Journal: International Journal of Computational Engineering Research(IJCER) (Vol.2, No. 7)Publication Date: 2012-11-30
Authors : S.Ramakrishna K.Venugopal B.Vijay Bhasker R.Surya Prakash Rao;
Page : 20-23
Keywords : ARM; AMBA; Memory Controller; AHB bus.;
Abstract
Microprocessor performance has improved rapidly these years. In contrast, memory latencies and bandwidths have improved little. The result is that the memory access time has been a bottleneck which limits the system performance. Memory controller (MC) is designed and built to attacking this problem. The memory controller is the part of the system that, well, controls the memory. The memory controller is normally integrated into the system chipset. This paper shows how to build an Advanced Microcontroller Bus Architecture (AMBA) compliant MC as an Advanced High-performance Bus (AHB) slave. The MC is designed for system memory control with the main memory consisting of SRAM and ROM. Additionally, the problems met in the design process are discussed and the solutions are given in the paper.
Other Latest Articles
- A Location-Based User Movement Prediction Approach For Geolife Project
- Multiparty Secure Communication by Using Quantum Key Distribution Protocols
- A New Survivability Strategy with Congestion Control In WDM Optical Networks
- Harmonic Mitigation in AC?DC Converters for Induction Motor Drives by Vector Controlled
- Radiation Effects on Convective Heat and Mass Transfer Flow in a Rectangular Cavity
Last modified: 2012-12-15 14:39:43