A 1.2 V 34 μW SECOND ORDER ADC IN 0.13 μM CMOS FOR I-UWB RECEIVER
Journal: International Journal of Electronics, Communication & Instrumentation Engineering Research and Development (IJECIERD) (Vol.3, No. 3)Publication Date: 2013-08-31
Authors : K. LOKESH KRISHNA; T. RAMASHRI;
Page : 89-98
Keywords : Analog to Digital Converter (ADC); Sigma-Delta Modulator; Integrator; Over Sampling; Sample and Hold Circuit; Switched Capacitor and Ultra Wide Band (UWB);
Abstract
Other Latest Articles
- IDENTIFICATION OF INDIAN VEHICLES BY THEIR NUMBER PLATES
- POWER LINE NOISE REDUCTION IN ECG BY BUTTERWORTH NOTCH FILTERS: A COMPARATIVE STUDY
- SUBSEQUENTLY LEGION OPTICAL COMPUTER
- HARMONIC REDUCTION SYSTEM USING ACTIVE FILTER
- Diabetes, Gestational Diabetes, Knowledge Base, DataBase, Interpreter, Fuzzification, Defuzzification
Last modified: 2013-07-29 20:47:37