High Speed and Resource Efficient Systolic Architecture for Matrix Multiplication using FPGA
Journal: GRD Journal for Engineering (Vol.1, No. 5)Publication Date: 2016-05-01
Authors : Anitha; Pradeep Kumar S K;
Page : 92-99
Keywords : FPGA; Systolic Architecture; Processing Element;
Abstract
Grid increase is the piece operation utilized as a part of numerous picture and flag handling applications. This work exhibits a viable configuration for the Matrix Multiplication utilizing Systolic Architecture. This design expands the registering speed by utilizing the idea of parallel handling and pipelining into a solitary idea. The chose stage is a FPGA (Field Programmable Gate Array) gadget since, in systolic registering, FPGAs can be utilized as committed PCs as a part of request to perform certain calculations at high frequencies. The paper exhibits a systolic design for framework duplication calculation utilizing FPGA. Approach utilizes four preparing components that minimizes area, lessens the range and enhances calculation time.
Other Latest Articles
Last modified: 2016-05-15 17:44:14