EFFICIENT FPGA BASED MATRIX MULTIPLICATION USING MUX AND VEDIC MULTIPLIER
Journal: INTERNATIONAL JOURNAL OF COMPUTERS & TECHNOLOGY (Vol.12, No. 5)Publication Date: 2014-01-30
Authors : Satish Bhairannawar; Raja K B; Venugopal K R; L M Patnaik;
Page : 3452-3463
Keywords : VLSI; FPGA;
Abstract
Most of the algorithms which are used in DSP, image and video processing, computer graphics, vision and high performance supercomputing applications require multiplication and matrix operation as the kernel operation.In this paper, we propose Efficient FPGA based matrix multiplication using MUX and Vedic multiplier. The 2x2, 3x2 and 3x3 MUX based multipliers are designed. The basic lower order MUX based multipliers are used to design higher order MxN multipliers with a concept of UrdhvaTiryakbyham Vedic approach. The proposed multiplier is used for image processing applications. It is observed that the device utilization and combinational delay are less in the proposed architecture compared to existing architectures.
Other Latest Articles
- PRIVACY PRESERVING CLUSTERING BASED ON LINEAR APPROXIMATION OF FUNCTION
- Social Support and Its Relation To Meaning In Life For Amputees In Gaza Governorates
- CONTROL TRAFFIC TROUGH INDUCTIVE LOOPS IMPLEMENTED AT ROAD INTERSECTION
- DEVELOPMENT OF PUBLIC FINANCIAL CONTROL IN UKRAINE
- Performance Comparison of Hartley Transform with Hartley Wavelet and Hybrid Hartley Wavelet Transforms for Image Data Compression
Last modified: 2016-06-29 18:16:07