Conditional Capturing System for Low Power Clock Distribution Networks
Journal: International Research Journal of Advanced Engineering and Science (Vol.1, No. 2)Publication Date: 2016-05-11
Authors : C. Sasikala; P. Ramalakshmi;
Page : 135-138
Keywords : CMPFFE; current mode; low power clock distribution; pulse logic; skew;
Abstract
Low-power design is becoming a crucial design objective due to the growing demand on portable applications and increasing difficulties in cooling and heat removal. A clock distribution network (CDN) delivers the clock signal which act as a reference to all sequential elements in the synchronous systems. The clock distribution network consumes a considerable amount of power in electronic devices. The proposed conditional capturing method for clock distribution using current is used to distribute a global clock. Further a pulsed logic is adapted to reduce the power consumption. This method solves the timing problem between pulsed latches through the use of multiple non-overlap delayed pulsed clock signals. When the CMPFFE is combined with pulsed logic, the design results in lower average power compared to traditional voltage mode clocks.
Other Latest Articles
- Correction of Multiple Errors with Seamless Pipeline Operation Using AHL
- Application of ZigBee Enabled RFID Technology in Advanced Health Care System
- Recognition of Sign and Text Using LVQ and SVM
- 3D-Imaging Computational Techniques
- INDIGENOUS DEVELOPMENT OF SCIENCE AND TECHNOLOGY: A BRIGHT FUTURE AHEAD
Last modified: 2016-07-09 16:13:23