VLSI Implementation and Analysis of Parallel Adders for Low Power Applications?Journal: International Journal of Computer Science and Mobile Computing - IJCSMC (Vol.3, No. 2)
Publication Date: 2014-02-28
Authors : Arunprasath S Karthick A Dhineshkumar D;
Page : 181-186
Keywords : CSLA; Adders; Low Power; VHDL; VLSI;
Carry select adder (CSLA) is known to be the fastest adder among the conventional adder structures. Due to the rapidly growing mobile industry not only the faster arithmetic unit but also less area and low power arithmetic units are needed. The modified CSLA architecture has developed using Binary to Excess-1 converter (BEC). The efficient CSLA architecture has developed using D latch. In this paper an analysis has been made between Regular and Conventional CSLA adders like modified, Efficient CSLA. Designs were developed using structural VHDL and synthesized in Altera Quartus II with reference to FPGA device EP2C35F672C6. Experimental results are compared in-terms of area, power, delay and PDP. Results shows that modified carry select adders are better in area and power consumption.
Other Latest Articles
- Application of the Fuzzy Logic in Content Based Image Retrieval using Color Feature?
- A ZIG-BEE BASED WEARABLE HEALTH MONITORING SYSTEM?
- Implementing & Developing Cloud Computing on Web Application
- New approaches to staff training for specialists in design of electric supply systems
- Assessment of condensers’ construction impact on reliability of autonomous power installations
Last modified: 2014-02-13 17:08:10