ResearchBib Share Your Research, Maximize Your Social Impacts
Sign for Notice Everyday Sign up >> Login

Design and Simulation of Four Stage Pipelining Architecture Using the Verilog

Journal: International Journal of Science and Research (IJSR) (Vol.3, No. 3)

Publication Date:

Authors : ;

Page : 108-112

Keywords : instruction; pipeline; speed of operation; processor cycle;

Source : Downloadexternal Find it from : Google Scholarexternal


The computer or any devices use the concept of parallelism for speedup of system operations. The one of parallelism technique is pipelining concept. Many devices using the pipelining for increase speed and throughput. The overall pipeline stage can be subdivided into stages such as fetch, decode, execute, store. In this paper the design and simulation of four stage pipeline can be done separately using the Xilinx ISE and Modelsim simulator. It shows how the each stage of pipeline performs the operations.

Last modified: 2014-03-23 22:13:11