ResearchBib Share Your Research, Maximize Your Social Impacts
Sign for Notice Everyday Sign up >> Login

Low Power Area Efficient Parallel Counter Architecture

Journal: International Journal of Science and Research (IJSR) (Vol.2, No. 8)

Publication Date:

Authors : ;

Page : 90-94

Keywords : parallel counter design; high speed; state anticipation module;

Source : Downloadexternal Find it from : Google Scholarexternal


Counters are specialized registers and is considered as essential building blocks for a variety of circuit operations such as programmable frequency dividers, shifters, code generators, memory select management, and various arithmetic operations. Since many applications are comprised of these fundamental operations, much research focuses on efficient counter architecture design. This paper proposes an 8-bit high speed parallel counter architecture. The counter consists of two main sections- the counting section and the state Anticipation Module. The total equivalent gate count for our proposed counter is 164 whereas the existing counter architecture consumes 266. The delay of the proposed counter architecture is 3.968ns and that of existing counter is 4.952ns. The Power consumption is 28.80mW for our proposed counter and 29.24mW for the existing one.

Last modified: 2021-06-30 20:21:07