ResearchBib Share Your Research, Maximize Your Social Impacts
Sign for Notice Everyday Sign up >> Login

Design and Implementation of Wi-Fi Medium Access Control Layer for Transmitter with VHDL

Journal: International Journal of Science and Research (IJSR) (Vol.2, No. 12)

Publication Date:

Authors : ; ; ;

Page : 123-128

Keywords : Wi-Fi; Technology; transmission; control layer; implementation;

Source : Downloadexternal Find it from : Google Scholarexternal


For the wireless communication in radio frequency range, IEEE 802.11 is one of the many standard available. IEEE 802.11b defines the Medium Access Control Layer [MAC] for wireless local area networks. The wireless local area network, WLAN is dominated by IEEE 802.11 standard. It becomes one of the main focuses of the WLAN research. Now most of the ongoing research projects are simulation based as their actual hardware implementation is not cost effective. The main core of the IEEE 802.11b standard is the CSMACA, Physical and MAC layers. But only MAC layer for transmitter is modeled in this paper using the VHDL. The VHDL (Very High Speed Hardware Description LANguage) is defined in IEEE as a tool of creation of electronics system because it supports the development verification synthesis and testing of hardware design, the communication of hardware design data and the maintenance, modification and procurement of hardware. It is a common LANguage for electronics design and development prototyping. The main purpose of the IEEE 802.11 standard is to provide wireless connectivity to devices that require a faster installation, such as Laptops, PDAs or generally mobile devices inside a WLAN. MAC procedures are defined here for accessing the physical medium, which can be infrared or radio frequency. Here Wi-Fi MAC Transmitter module is divided in to 5 blocks i. e. Data Unit Interface block, Controller block, Pay Load Data Storage block, MAC Header Register block, Data Processing block. In this paper, we are considering only two blocks i. e. Payload Data Storage block& Data Processing block.

Last modified: 2021-06-30 20:24:15