Leakage Power Reduction in 5-Bit Full Adder using Keeper&Footer Transistor
Journal: International Journal of Science and Research (IJSR) (Vol.3, No. 8)Publication Date: 2014-08-05
Authors : Narendra Yadav; Vipin Kumar Gupta;
Page : 1100-1104
Keywords : Domino Logic Style; Keeper transistor; Footer transistor; Transmission Gate; Feedback;
Abstract
In the present scenario Power consumption plays an imperative role specifically in the field of VLSI. Every designer, either an analog circuit or a digital circuit designer is concerned about the amount of the power a circuit is going to consume in the end. The main objective of this project is to design and implement of the leakage power reduction in 5-bit Full Adder (Domino Logic and Transmission Gate) technology using of footer and Keeper transistor. Keeper and Footer transistor using Transmission gate or Domino Logic are used to cooperate in reduction static power dissipation in 5-Bit Full Adder. There is reduction of 72.18 % in power consumption by 5-bit transmission gate full adder with footer transistor as compared to 5-bit full adder on Tanner Tools.
Other Latest Articles
- Inspiring Young Engineers to Establish Stand-Alone Micro-Grid Enterprises for the Mitigation of Power Crisis and Unemployment in India
- Allelopathic Effect of Aqueous extract of Erythroxylum monogynum Roxb. on Germination and Growth of Solanum lycopersicum Mill. var. PKM-1
- Effect of self-Instructional Module regarding Oncology Emergencies on knowledge among Nurses
- Effect of Two Isolates of Trichoderma harzianum on Total Nitrogen, Chlorophyll a&b Contents and Yield of Wheat (Triticum aestivum.L) Class Ebaa-95
- The Effect of Under Sowing of Forage Legumes in Maize on Dry Matter Yield and Nutritional Value of the Fodder in Baresa Watershed, Ethiopia
Last modified: 2021-06-30 21:05:59