Design and Simulation of SPI Master / Slave Using Verilog HDL
Journal: International Journal of Science and Research (IJSR) (Vol.3, No. 8)Publication Date: 2014-08-05
Authors : T. Durga Prasad; B. Ramesh Babu;
Page : 1363-1365
Keywords : SPI serial peripheral interface; Verilog HDL;
Abstract
The object of this paper is to design and simulation of SPI (serial peripheral interface) master and slave using verilog HDL. The SPI (serial peripheral interface) is a kind of serial communication protocol. It transfers synchronous serial data in full duplex mode. The SPI is commonly used for communications between Integrated Circuits for communication with On-Board Peripherals. The SPI communicate in two modes master and slave. Where the master device generates serial clock and multiple slave devices are allowed with individual salve select lines. And the whole design is simulated and synthesized with Xilinx ISE design suite 13.2.
Other Latest Articles
- Analysis of Deposited Byproducts of Volatile Organic Compounds (VOCs) Like Toluene, Xylene Subjected to Di-Electric Barrier Discharge (DBD)
- Effect of Plant Powders on Survival, Oviposition and Progeny Development of Callosobruchus Maculatus for Protection of Leguminous Seeds during Post Harvest
- Analysis of Proactive and Reactive Routing Protocol with a Change in Network Topology for MANET Using Network Simulator
- Fiber Reinforced Eco Concrete
- Survey on Big Data-Next frontier for Innovation
Last modified: 2021-06-30 21:05:59