ResearchBib Share Your Research, Maximize Your Social Impacts
Sign for Notice Everyday Sign up >> Login

LDPC Minimum Sum Algorithm Decoder with Weight (3, 6) Regular Parity Check Matrix: A Review

Journal: International Journal of Science and Research (IJSR) (Vol.3, No. 9)

Publication Date:

Authors : ; ;

Page : 2033-2034

Keywords : LDPC; Decoder; Min-sum Algorithm; FPGA;

Source : Downloadexternal Find it from : Google Scholarexternal


Low-Density parity-check (LDPC) codes are unit one in every of the foremost powerful error correcting codes obtainable nowadays. Their Shannon capability approaching performance and lower cryptography quality have created them the simplest choice for several wired and wireless applications. This paper offers a review on the one of the best technique for error detection and correction. The paper includes all the previous work related to the LDPC codes.

Last modified: 2021-06-30 21:07:44