FIRST ORDER SIGMA DELTA MODULATOR USING 0.25 µM CMOS TECHNOLOGY AT 2.5 V
Journal: International Journal of Electronics and Communication Engineering and Technology (IJECET) (Vol.7, No. 4)Publication Date: 2016-08-25
Authors : SONALI GANDEWAR MEGHA SONI; VIJAY SHARMA;
Page : 13-19
Keywords : Analog-to-Digital Converter (ADC); Inverter; Sigma-Delta; nMOS; pMOS;
Abstract
First order modulator is used in the sigma-delta modulator oversampled analog-to-digital (ADC) converter. Pseudo two phase latch based comparator with three stage cascading is used to get 2500 DC gain. Floating gate MOSFET is used at the input of integrator and comparator.ADC is implemented using 0.25 µm CMOS technology at 2.5 V.
Other Latest Articles
- DESIGN AND DEVELOPMENT OF ADAPTIVE ROUTING ALGORITHM TO REDUCE DISTORTION DURING VIDEO TRANSMISSION
- MEASUREMENT AND ANALYSIS OF COMMON MODE VOLTAGE IN CASE OF MULTI LEVEL INVERTER FED INDUCTION MOTOR DRIVE
- MINIMIZATION OF LOSSES IN DISTRIBUTION SYSTEM WITH D-FACTS DEVICES
- ANALYSIS OF THREE-PHASE STAR-CONNECTED ISOLATED ASYNCHRONOUS GENERATOR
- LOSSES MINIMIZATION IN ELECTRICAL POWER SYSTEM FOR ONE PART OF NATIONAL GRID OF JORDAN
Last modified: 2018-04-05 19:19:34