To Reduce Power Consumption By Add and Shift Multiplier Design Using BZFAD Architecture
Journal: International Journal of Engineering Sciences & Research Technology (IJESRT) (Vol.2, No. 12)Publication Date: 2013-12-30
Authors : Badikala Rameshbabu;
Page : 3433-3437
Keywords : Low power multiplier; low power ring counter; sources of switching activities.;
Abstract
A multiplier is one of the key hardware blocks in most digital and high performance systems such as FIR filters, digital signal processors and microprocessors etc. With advances in technology, many researchers have tried and are trying to design multipliers which offer either of the following- high speed, low power consumption, regularity of layout and hence less area or even combination of them in multiplier. The architecture considerably lowers the switching activity of conventional multipliers. The modification to the multiplier which multiplies A by B Include the removal of the shifting register, direct feeding of A to the adder, bypassing the adder whenever possible, using a ring counter instead of a binary counter and removal of the partial product shift. The simulation result for 8 bit multipliers shows that the proposed low power architecture lowers the total power consumption by 35.25% and area by 52.72 % when compared to the conventional architecture. Also the reduction in power consumption increases with the increase in bit width.
Other Latest Articles
- Utilization of DVTS for Power Dissipation in Submicron Fabrication
- Flow and Heat Transfer in a Viscoelastic Fluid Due To a Stretching Surface ? An Analytical Solution Using Ham
- Speed Control of Induction Motor Drive Based on Indirect Vector Control Using PI Controller
- Denitrification by Fluidized Bed Biofilm Reactor Using Stone Dust as Biofilm Carrier Media
- Multiview Clustering Based on Tensor Solutions
Last modified: 2014-11-13 21:27:38