Digital Signal Processing Applications using Multiplier Technique in Fixed Point Arithmetic
Journal: International Journal of Science and Research (IJSR) (Vol.5, No. 3)Publication Date: 2016-03-05
Authors : V. Indhumaraghathavalli; S. Rajan;
Page : 993-996
Keywords : fixed point; multipliers; multiplexers; truncation; power consumption;
Abstract
- Embedded and mobile computing devices are frequently required to execute some key digital signal processing applications. Such applications using fixed point arithmetic for some computational errors. Most of the digital signal processing application required to increase the speed. In this proposed multipliers are array multipliers, Booth multipliers and Modified booth multipliers compared with their power, area and accuracy. Finally, note that the modified booth multiplier is improving the performance based on the power area and accuracy. But the delay is reduced in the Booth multiplier. The computation error is present in the multipliers, but it does not affect the quality of the DSP applications.
Other Latest Articles
- Design and VLSI Implementation of N X N Binary Multiplier Using Successive Approximation of (N-1) X (N-1) Binary Multipliers
- VLSI Design and FPGA Implementation of N Binary Multiplier Using N-1 Binary Multipliers
- Application of Graph Theory in Electrical Network
- Cytochrome Oxidase Subunit I Gene Based Phylogenetic Description of Common Mormon Butterfly Papilio polytes (Lepidoptera: Papilionidae)
- Ethyl Methanesulphonate (EMS) Induced Mutagenic Disorders in Amaranthus tricolor L.
Last modified: 2021-07-01 14:32:41