Implementation of Regular Linear Carry Select Adder with Binary to Excess-1 Converter
Journal: International Journal of Engineering Research (IJER) (Vol.4, No. 7)Publication Date: 2015-07-01
Authors : K.Bala Sindhuri;
Page : 346-350
Keywords : Binary to Excess one Converter (BEC); Ripple Carry Adder (RCA); Full Adder (FA); Half Adder(HA); FPGA(Field Programmable Gate Array); KSA(Kogge Stone Adder);
Abstract
Regular Linear Carry Select Adder (RCSLA) is one of the fastest adders. From the structure of RCSLA, there is scope to reduce area by using Binary to Excess-1 converter (BEC) technique. By using BEC technique in RCSLA 16, 32, 64 bit architectures have been developed and compared with Regular Linear Carry Select Adder. The modified architectures have reduced area and power with slight increase in delay. Simulation and Synthesis are carried on Xilinx ISE 12.2.The result analysis shows that the modified architectures are better than RCSLA.
Other Latest Articles
- Responses of Ka’oje Metallurgical Manganese Ore to Gravity Concentration Techniques
- Improving Seismic Performance of Concrete Buildings with Special Moment Frames Using Viscous Damper
- Efficient Logarithmic Function Approximation
- THE RELATION BETWEEN TREND TOWARDS MODERNISM AND MOTIVATION FOR STUDENTS OF FACULTY OF PHYSICAL EDUCATION, BABYLON UNIVERSITY
- THE RELATION BETWEEN MORALE & METACOGNITIVE THINKING SKILLS WITH SELF-CONSISTENCY FOR YOUNG RUNNERS
Last modified: 2015-07-02 23:14:20