Low Power Full Adder Implementation Based on Pass Transistor Technology
Journal: International Journal of Advanced Engineering Research and Science (Vol.3, No. 3)Publication Date: 2016-03-31
Authors : Kiruthiga S; Abirami G; Gowsalya T; Kanimozhi K;
Page : 104-107
Keywords : CMOS logic; MUX module; Pass transistor logic; Power delay product; Tanner EDA XOR module.;
Abstract
Addition is a fundamental for all the arithmetic operation, it is mainly used in digital signal processing architecture and microprocessor. The sum module is the core of arithmetic operation, like addition, subtraction, multiplication, division. The aim of the project is design of full adder having low power consumption and low power delay. In this project, a new hybrid 1-bit full adder is designed using both CMOS and pass transistor logic, for the purpose of reducing the no of transistors. It consists of three modules such as two XOR module and one MUX module. It is used to improving power delay product (PDP). This can be implemented by using the software Tanner EDA.
Other Latest Articles
- Priority Analysis on technical teaching faculty over the selection of ICT based Seminars, Conferences, Workshop and Symposium for their career prospective
- Critical Appraisal by students on faculty-Issues and feedback
- A Review of ECG Signal De-noising and Peaks Detection Techniques
- A survey on Malware, Botnets and their detection
- Design of Face Recognition System Using Viola-Jones and GLD Method
Last modified: 2016-04-08 18:48:23