ResearchBib Share Your Research, Maximize Your Social Impacts
Sign for Notice Everyday Sign up >> Login

A Design Of A Low Power Delay Buffer Using Ring Counter Addressing Schemes

Journal: The International Journal of Technological Exploration and Learning (Vol.2, No. 2)

Publication Date:

Authors : ;

Page : 99-103

Keywords : Low Power Delay Buffer; Double Edge Triggered Flip Flop; Ring Counter.;

Source : Downloadexternal Find it from : Google Scholarexternal

Abstract

This work presents circuit design of a low-power delay buffer. The proposed delay buffer uses several new techniques to reduce its power consumption. Since delay buffers are accessed sequentially, it adopts a ring-counter addressing scheme. In the ring counter, double-edge-triggered (DET) flip-flops are utilized to reduce the operating frequency by half and the C-element gated-clock strategy is proposed. A novel gated-clock-driver tree is then applied to further reduce the activity along the clock distribution network. Moreover, the gated-driver-tree idea is also employed in the input and output ports of the memory block to decrease their loading, thus saving even more power.

Last modified: 2013-09-10 04:06:54