A Design Of A Low Power Delay Buffer Using Ring Counter Addressing Schemes
Journal: The International Journal of Technological Exploration and Learning (Vol.2, No. 2)Publication Date: 2013-04-15
Authors : B.R.B Jaswanth R.V.S Rayudu K.Mani babu R.Himaja L.Veda kumar;
Page : 99-103
Keywords : Low Power Delay Buffer; Double Edge Triggered Flip Flop; Ring Counter.;
Abstract
This work presents circuit design of a low-power delay buffer. The proposed delay buffer uses several new techniques to reduce its power consumption. Since delay buffers are accessed sequentially, it adopts a ring-counter addressing scheme. In the ring counter, double-edge-triggered (DET) flip-flops are utilized to reduce the operating frequency by half and the C-element gated-clock strategy is proposed. A novel gated-clock-driver tree is then applied to further reduce the activity along the clock distribution network. Moreover, the gated-driver-tree idea is also employed in the input and output ports of the memory block to decrease their loading, thus saving even more power.
Other Latest Articles
- Unequal Arrow Based Printed Antenna for Marine Communications
- Effect of Millimeter Waves with Low Intensity on Peroxidase Total Activity and isoenzyme Composition in Cells of Wheat Seedling Shoots
- Application of BPNN for Bankruptcy Prediction
- Mining Frequent Pattern on the basis of First Come First Serve Technique
- Design of 64-Bit Decode Stage for VLIW Processor Architecture
Last modified: 2013-09-10 04:06:54