32-Bit RISC and DSP System Design in an FPGA?
Journal: International Journal of Computer Science and Mobile Computing - IJCSMC (Vol.3, No. 12)Publication Date: 2014-12-30
Authors : S.Muthukrishnan; R.Priyadharsini;
Page : 361-368
Keywords : ;
Abstract
Reduced Instruction Set Computer (RISC) cores use fewer instructions with simple constructs, and therefore they can be executed much faster within the CPU without having to use memory as often. When combined with a digital signal processor system (DSP), they can perform several operations quickly and efficiently. Here, the project present a system with RISC and DSP that uses very high-density logic (VHDL) and a field-programmable gate array (FPGA) to improve speed and functionality. This offers a variety of features, including arithmetic operations and Fourier transform. The design will be useful in several areas, including Android phones.
Other Latest Articles
- Performance Analysis of Efficient Interference Avoidance Approaches for WPAN and WLAN Devices?
- Implementation of Reduction of Ambiguity due to Synonyms in Punjabi Language
- Review: Data Mining Approach for Image Retrieval in Multimodal Fusion Using Frequent Pattern Tree
- THEORETICAL STUDY TO HIGHLIGHT THE SMART GOVERNMENT COMPONENTS IN 21st CENTURY
- A Review Paper for Mapping of XML Data to Relational Table?
Last modified: 2014-12-23 01:32:56