Reduction of Power in Active Mode by Automatic Monitoring and Control SystemJournal: International Journal of Science and Research (IJSR) (Vol.2, No. 4)
Publication Date: 2013-04-05
Authors : Kollu Vamsi Krishna; Kiran Babu B;
Page : 493-497
Keywords : active mode; delay monitor; body biasing; VDD scaling; low power;
This paper describes a novel monitoring scheme to minimize total active power in digital circuits depend on the demand frequency, by adjusting automatically both supply voltage and threshold voltages based on circuit operating conditions such as temperature, process variations, and desirable frequency. The delay monitoring results, will be control and apply so as to be maintained at the minimum value at which the chip is able to operate for a given clock frequency. Design details of power monitor are examined using simulation framework in 32nm BTPM model CMOS process. Experimental results show the overhead of proposed circuit in terms of its power consumption is about 40& mu;W for 32nm technology; moreover the results show that our proposed circuit design is not far sensitive to the temperature variations and also process variations. Besides, uses the simple blocks which offer good sensitivity, high speed, the continuously feedback loop. This design provides up to 40% reduction in power consumption in active mode.
Other Latest Articles
Last modified: 2021-06-30 20:15:34