ResearchBib Share Your Research, Maximize Your Social Impacts
Sign for Notice Everyday Sign up >> Login

Reducing Runtime of RSA Processors Based On High

Journal: International Journal of Engineering Sciences & Research Technology (IJESRT) (Vol.2, No. 11)

Publication Date:

Authors : ;

Page : 3214-3218

Keywords : `ASIC implementation;

Source : Downloadexternal Find it from : Google Scholarexternal

Abstract

Depends on various requirements the paper presents & optimized Rivest processor which satisfies circuit area, operating time. we also introduces 3 multiplier based data path using different intermediate data forms: 1) single form, 2) wide variety of arithmetic components. A total of 242 datapaths for 1024 radix. We can reduce the RSA runtime up to 0.24ms. As a result, the faste in less than 1.0 ms.

Last modified: 2014-11-12 22:55:23