Package Voids Elimination in Fragile Flip Chip System in Package Device
Journal: International Research Journal of Advanced Engineering and Science (Vol.4, No. 3)Publication Date: 2019-15-07
Authors : Ernani Padilla;
Page : 520-526
Keywords : — Flipchip Package Voids;
Abstract
The thin package outline and sensitivity to pressure due to its pillar structure, requires a well developed process in transfer mold packaging that will minimize package voids while ensuring device performance. This technical paper outlines the Define, Measure, Analyze, Implement, Control (DMAIC) method utilized in the development of the process. The methodology covers both detection and failure identification as per process mapping. With a very keen understanding of the package construction, actions were carefully validated to known rootcause for voids resulting to improved voids performance and reliable product quality.
Other Latest Articles
- HVQFN Onemap Process Robustification through Mold Compound Size Optimization
- Probond Approach a Key to Minimizing the Effects of Bond Pad Anomaly
- Six Sigma Approach in Resolving Tapeless QFN Top Backetching Defect
- Pipe Materials Selection for Water Networks
- Critical Insights in the Effect of Tool Dimension to the Tilting Behavior of Silicon Die
Last modified: 2020-06-13 16:35:55