An Efficient Way of Decreasing the Latency of Flip Flops with Floating Point Multiplier

In this paper we proposed efficient implementation of floating point multiplier which is technology independent pipelined design. This also handles the case of overflow and underflow cases. This verified that they can decrease the flipflop latency over Xilinx flipflop core.